summaryrefslogtreecommitdiff
path: root/arch/riscv/Kconfig
Commit message (Expand)AuthorAgeFilesLines
* riscv: Introduce AVAILABLE_HARTSRick Chen2022-09-261-0/+7
* spl: introduce SPL_XIP to configNikita Shubin2022-09-261-0/+7
* riscv: alloc space exhaustedHeinrich Schuchardt2022-04-061-3/+0
* Merge tag 'v2021.10-rc4' into nextTom Rini2021-09-161-0/+5
|\
| * riscv: lib: implement enable_caches for sifive cacheZong Li2021-09-071-0/+5
* | Kconfig: Remove all default n/no optionsMichal Simek2021-08-311-2/+0
* | Finish converting CONFIG_SYS_CACHELINE_SIZE to KconfigTom Rini2021-08-311-0/+2
|/
* board: riscv: add openpiton-riscv64 SoC supportTianrui Wei2021-07-061-0/+4
* board: sifive: add HiFive Unmatched board supportGreen Wan2021-05-311-0/+4
* riscv: cpu: fu740: Add support for cpu fu740Green Wan2021-05-311-0/+1
* riscv: Group assembly optimized implementation of memory routines into a submenuBin Meng2021-05-171-0/+4
* riscv: Split SiFive CLINT support between SPL and U-Boot properBin Meng2021-05-171-1/+8
* riscv: assembler versions of memcpy, memmove, memsetHeinrich Schuchardt2021-04-081-0/+78
* riscv: sifive: Rename fu540 board to unleashedBin Meng2021-04-081-3/+3
* riscv: Add DMA 64-bit address supportPadmarao Begari2021-01-181-0/+4
* riscv: Move Andes PLMT driver to drivers/timerSean Anderson2020-10-261-7/+0
* riscv: Only enable OF_BOARD_FIXUP for S-ModeSean Anderson2020-10-261-1/+1
* riscv: Rework Sifive CLINT as UCLASS_TIMER driverSean Anderson2020-09-301-4/+0
* riscv: Rework Andes PLMT as a UCLASS_TIMER driverSean Anderson2020-09-301-4/+0
* riscv: Rework riscv timer driver to only support S-modeSean Anderson2020-09-301-8/+0
* Merge branch 'next'Tom Rini2020-07-061-0/+14
|\
| * riscv: Add Sipeed Maix supportSean Anderson2020-07-011-0/+4
| * riscv: Add option to support RISC-V privileged spec 1.9Sean Anderson2020-07-011-0/+10
* | riscv: Enable CONFIG_OF_BOARD_FIXUP by default for OF_SEPARATEBin Meng2020-07-021-0/+3
|/
* riscv: cpu: fu540: Add support for cpu fu540Pragnesh Patel2020-06-041-0/+1
* riscv: Make SBI v0.2 the default SBI versionBin Meng2020-04-231-1/+1
* riscv: Add Kconfig option for SBI v0.2Bin Meng2020-04-231-1/+19
* riscv: Add SMP Kconfig option dependency for U-Boot properBin Meng2020-04-231-0/+1
* riscv: Introduce SPL_SMP Kconfig option for U-Boot SPLBin Meng2020-04-231-1/+12
* Merge branch 'next' of git://git.denx.de/u-boot-usb into nextWIP/31Mar2020-nextTom Rini2020-03-311-0/+13
|\
| * riscv: Introduce a new config for SBI v0.1Bin Meng2020-03-171-0/+8
| * riscv: Add basic support for SBI v0.2Bin Meng2020-03-171-0/+5
* | Kconfig: Remove redundant variable setsTom Rini2020-03-161-3/+0
|/
* riscv: Add option to print registers on exceptionSean Anderson2020-02-101-0/+3
* riscv: increase stack size to avoid a stack overflow during distro bootLukas Auer2019-12-101-1/+1
* riscv: add SPL supportLukas Auer2019-08-261-0/+3
* riscv: add run mode configuration for SPLLukas Auer2019-08-261-5/+28
* riscv: Add Microchip MPFS Icicle board supportPadmarao Begari2019-06-051-0/+4
* CONFIG_SPL_SYS_[DI]CACHE_OFF: addTrevor Woerner2019-05-181-0/+14
* CONFIG_SYS_[DI]CACHE_OFF: convert to KconfigTrevor Woerner2019-05-181-0/+12
* riscv: Introduce CONFIG_XIP to support booting from flashRick Chen2019-05-091-0/+7
* riscv: Add a SYSCON driver for Andestech's PLMTRick Chen2019-04-081-0/+9
* riscv: Add a SYSCON driver for Andestech's PLICRick Chen2019-04-081-0/+9
* riscv: add support for multi-hart systemsLukas Auer2019-04-081-0/+4
* riscv: implement IPI platform functions using SBILukas Auer2019-04-081-0/+5
* riscv: add infrastructure for calling functions on other hartsLukas Auer2019-04-081-0/+19
* riscv: Add SiFive FU540 board supportAnup Patel2019-02-271-0/+4
* riscv: Rename cpu/qemu to cpu/genericAnup Patel2019-02-271-1/+1
* riscv: Enlarge the default SYS_MALLOC_F_LENBin Meng2018-12-181-0/+3
* riscv: qemu: Add platform-specific Kconfig optionsBin Meng2018-12-181-0/+1
View Lorry Controller Status