summaryrefslogtreecommitdiff
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: renesas: rcar-gen3: Factor out CPG libraryHai Pham2023-02-025-122/+230
* clk: renesas: Add R8A77970 SD0H/SD0 clocks for SDHIHai Pham2023-02-023-5/+44
* clk: renesas: Switch to new SD clock handlingHai Pham2023-02-022-91/+112
* clk: renesas: Handle E3/D3 RPCSRC clockHai Pham2023-02-021-0/+31
* clk: renesas: Introduce and use rcar_clk_get_rate64_div_table functionHai Pham2023-02-022-34/+64
* clk: renesas: Convert Gen2/Gen3 clock tables to clk-provider struct clk_div_t...Marek Vasut2023-02-022-11/+3
* clk: renesas: Drop core param from gen3_clk_get_rate64_pll_mul_regMarek Vasut2023-02-021-14/+13
* clk: renesas: Use pre-defined offset for RPC clocksHai Pham2023-02-022-4/+1
* clk: renesas: Add and enable CPG reset driverMarek Vasut2023-02-0214-112/+153
* clk: renesas: r8a7796: Add R8A77961 CPG/MSSR supportHai Pham2023-02-023-0/+26
* clk: renesas: Rename CLK_R8A7796 to CLK_R8A77960Hai Pham2023-02-022-4/+4
* clk: renesas: Synchronize R8A774E1 RZ/G2H clock tables with Linux 6.1.7Marek Vasut2023-02-021-10/+13
* clk: renesas: Synchronize R8A774C0 RZ/G2E clock tables with Linux 6.1.7Marek Vasut2023-02-021-11/+12
* clk: renesas: Synchronize R8A774B1 RZ/G2N clock tables with Linux 6.1.7Marek Vasut2023-02-021-11/+14
* clk: renesas: Synchronize R8A774A1 RZ/G2M clock tables with Linux 6.1.7Marek Vasut2023-02-021-15/+17
* clk: renesas: Synchronize R8A779A0 V3U clock tables with Linux 6.1.7Marek Vasut2023-02-023-31/+77
* clk: renesas: Synchronize R8A77995 D3 clock tables with Linux 6.1.7Marek Vasut2023-02-022-8/+14
* clk: renesas: Synchronize R8A77990 E3 clock tables with Linux 6.1.7Marek Vasut2023-02-021-10/+13
* clk: renesas: Synchronize R8A77980 V3H clock tables with Linux 6.1.7Marek Vasut2023-02-021-6/+7
* clk: renesas: Synchronize R8A77965 M3-N clock tables with Linux 6.1.7Marek Vasut2023-02-021-9/+15
* clk: renesas: Synchronize R8A77960 M3-W and R8A77961 M3-W+ clock tables with ...Marek Vasut2023-02-021-16/+17
* clk: renesas: Synchronize R8A7795 H3 clock tables with Linux 6.1.7Marek Vasut2023-02-021-9/+19
* clk: renesas: Add dummy SDnH clockHai Pham2023-02-022-0/+7
* ARM: dts: rmobile: Synchronize DTs with Linux 6.1.7Marek Vasut2023-02-021-1/+1
* Merge tag 'xilinx-for-v2023.04-rc1' of https://source.denx.de/u-boot/custodia...Tom Rini2023-01-271-1/+3
|\
| * clk: versal: Return error in case if clock setup failedJay Buddhabhatti2023-01-161-1/+3
* | clk: sunxi: Add DE2 display-related clocks/resetsSamuel Holland2023-01-237-0/+141
* | clk: rockchip: Add rv1126 clk supportJagan Teki2023-01-162-0/+1890
* | rockchip: clk: add watchdog clock to px30_clk_enableQuentin Schulz2023-01-161-0/+3
|/
* Merge tag 'v2023.01-rc4' into nextTom Rini2022-12-217-4/+1694
|\
| * rockchip: rk3128-cru: sync the clock dt-binding header from LinuxJohan Jonker2022-12-191-4/+4
| * clk: stm32mp13: introduce STM32MP13 RCC driverGabriel Fernandez2022-12-076-0/+1690
* | arm: mach-k3: am62a: introduce auto-generated SoC dataBryan Brattlof2022-12-091-0/+6
* | global: Move remaining CONFIG_SYS_* to CFG_SYS_*Tom Rini2022-12-051-1/+1
|/
* clk: microchip: mpfs: fix criticality of peripheral clocksConor Dooley2022-11-151-7/+21
* clk: microchip: mpfs: fix periph clk parentageConor Dooley2022-11-153-38/+42
* clk: microchip: mpfs: fix reference clock handlingConor Dooley2022-11-153-1/+149
* clk: microchip: mpfs: convert parent rate acquistion to get_get_rate()Conor Dooley2022-11-155-35/+20
* Merge tag 'u-boot-imx-20221024' of https://gitlab.denx.de/u-boot/custodians/u...Tom Rini2022-10-241-37/+49
|\
| * clk-imx8mm: Only build QSPI clocks when CONFIG_NXP_FSPI=yFabio Estevam2022-10-211-4/+9
| * clk-imx8mm: Only build ecspi clocks when CONFIG_DM_SPI=yFabio Estevam2022-10-211-13/+18
| * clk-imx8mm: Move CLK_ENET_AXI to the non-SPL sectionFabio Estevam2022-10-211-4/+4
| * clk-imx8mm: Only build PWM clocks in non-SPL codeFabio Estevam2022-10-211-16/+18
* | Merge tag 'u-boot-rockchip-20221020' of https://source.denx.de/u-boot/custodi...Tom Rini2022-10-201-1/+1
|\ \
| * | arm: rockchip: rk3399: Program PLL clock for DDR at 50 MHz in documented rangeXavier Drudis Ferran2022-10-191-1/+1
| |/
* | Merge https://source.denx.de/u-boot/custodians/u-boot-riscvTom Rini2022-10-201-1/+1
|\ \
| * | k210: fix k210_pll_calc_config()Heinrich Schuchardt2022-10-201-1/+1
| |/
* | Merge tag 'clk-2023.01' of https://source.denx.de/u-boot/custodians/u-boot-clkTom Rini2022-10-202-5/+21
|\ \ | |/ |/|
| * clk: update clk_clean_rate_cache to use private clk structPatrick Delaunay2022-10-191-1/+17
| * rockchip: clk: pll: Fix constant typoMichal Suchanek2022-10-191-3/+3
View Lorry Controller Status