diff options
| author | Mike Frysinger <vapier@gentoo.org> | 2010-09-22 20:37:23 +0000 |
|---|---|---|
| committer | Mike Frysinger <vapier@gentoo.org> | 2010-09-22 20:37:23 +0000 |
| commit | e28af083763890368802e90322e6e3040fdc97ae (patch) | |
| tree | a9f892bd0d3abe593f910216dac263c2463071ee /opcodes/bfin-dis.c | |
| parent | ca961694cffb9e8ffd7fe56c804937f745832433 (diff) | |
| download | binutils-redhat-e28af083763890368802e90322e6e3040fdc97ae.tar.gz | |
opcodes: blackfin: fix decoding of LSHIFT insns
The Blackfin ISA does not have a "SHIFT" insn, it has either LSHIFT,
ASHIFT, or BXORSHIFT. So be specific when disassembling.
As fall out of this change, we need to update some assembler tests.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Diffstat (limited to 'opcodes/bfin-dis.c')
| -rw-r--r-- | opcodes/bfin-dis.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/opcodes/bfin-dis.c b/opcodes/bfin-dis.c index 2f77c61890..00799d254c 100644 --- a/opcodes/bfin-dis.c +++ b/opcodes/bfin-dis.c @@ -4054,7 +4054,7 @@ decode_dsp32shift_0 (TIword iw0, TIword iw1, disassemble_info *outf) else if (sop == 2 && sopcde == 2) { OUTS (outf, dregs (dst0)); - OUTS (outf, " = SHIFT "); + OUTS (outf, " = LSHIFT "); OUTS (outf, dregs (src1)); OUTS (outf, " BY "); OUTS (outf, dregs_lo (src0)); @@ -4070,7 +4070,7 @@ decode_dsp32shift_0 (TIword iw0, TIword iw1, disassemble_info *outf) else if (sop == 2 && sopcde == 1) { OUTS (outf, dregs (dst0)); - OUTS (outf, " = SHIFT "); + OUTS (outf, " = LSHIFT "); OUTS (outf, dregs (src1)); OUTS (outf, " BY "); OUTS (outf, dregs_lo (src0)); |