summaryrefslogtreecommitdiff
path: root/bl1
Commit message (Expand)AuthorAgeFilesLines
* fix(pmu): unconditionally save PMCR_EL0Boyan Karatotev2023-05-051-3/+1
* build(bl1): sort sections by alignment by defaultChris Kay2023-04-171-0/+6
* style: remove useless trailing semicolon and line continuationsElyes Haouas2023-03-091-1/+1
* build: always prefix section names with `.`Chris Kay2023-02-201-4/+4
* build: clarify linker script generationChris Kay2023-02-101-2/+2
* style: normalize linker script code styleChris Kay2023-02-101-30/+41
* style(linker_script): fix indentationJorge Troncoso2022-10-201-6/+6
* feat(debug): add helpers for aborts on AARCH32Yann Gautier2022-10-031-3/+3
* fix(bl1): invalidate SP in data cache during secure SMCHarrison Mutai2022-05-181-1/+9
* refactor(el3-runtime): add prepare_el3_entry funcDaniel Boulby2022-01-311-2/+2
* refactor(measured-boot): avoid Measured-Boot dependency on Trusted-BootManish V Badarkhe2022-01-111-3/+4
* feat(measured_boot): image hash measurement and recording in BL1Manish V Badarkhe2021-10-121-1/+7
* Merge "refactor(fvp_r): tidy up platform port [1]" into integrationManish Pandey2021-10-061-4/+2
|\
| * refactor(fvp_r): tidy up platform port [1]Manish Pandey2021-10-061-4/+2
* | feat(rme): run BL2 in root world when FEAT_RME is enabledZelalem Aweke2021-10-043-3/+80
|/
* chore: fvp_r: Initial No-EL3 and MPU ImplementationGary Morrison2021-09-301-4/+6
* Add PIE support for AARCH32Yann Gautier2021-04-211-2/+3
* Add support for FEAT_MTPMU for Armv8.6Javier Almansa Sobrino2020-12-111-1/+5
* Increase type widths to satisfy width requirementsJimmy Brisson2020-10-121-2/+2
* Move static vars into functions in bl1Jimmy Brisson2020-08-312-11/+12
* linker_script: move .data section to bl_common.ld.hMasahiro Yamada2020-04-251-15/+11
* linker_script: move stacks section to bl_common.ld.hMasahiro Yamada2020-04-241-6/+1
* bl1: remove '.' from stacks section in linker scriptMasahiro Yamada2020-04-241-1/+1
* Merge "Fix MISRA C issues in BL1/BL2/BL31" into integrationMark Dykes2020-04-044-131/+135
|\
| * Fix MISRA C issues in BL1/BL2/BL31John Powell2020-04-034-131/+135
* | linker_script: move bss section to bl_common.ld.hMasahiro Yamada2020-04-021-12/+1
* | linker_script: replace common read-only data with RODATA_COMMONMasahiro Yamada2020-04-021-4/+2
* | linker_script: move more common code to bl_common.ld.hMasahiro Yamada2020-04-021-30/+4
|/
* Factor xlat_table sections in linker scripts out into a header fileMasahiro Yamada2020-03-111-10/+3
* aarch32: stop speculative execution past exception returnsMadhukar Pappireddy2020-03-011-1/+1
* Merge "coverity: fix MISRA violations" into integrationMark Dykes2020-02-183-20/+20
|\
| * coverity: fix MISRA violationsZelalem2020-02-183-20/+20
* | Fix boot failures on some builds linked with ld.lld.Arve Hjønnevåg2020-02-121-0/+12
|/
* coverity: Fix MISRA null pointer violationsZelalem2020-02-052-6/+6
* Coverity: remove unnecessary header file includesZelalem2020-02-041-2/+1
* Prevent speculative execution past ERETAnthony Steinhauser2020-01-221-2/+2
* Merge "PIE: make call to GDT relocation fixup generalized" into integrationSoby Mathew2019-12-121-1/+2
|\
| * PIE: make call to GDT relocation fixup generalizedManish Pandey2019-12-121-1/+2
* | Reduce space lost to object alignmentSamuel Holland2019-12-041-7/+7
|/
* TF-A: Add support for ARMv8.3-PAuth in BL1 SMC calls and BL2UAlexei Fedorov2019-10-032-0/+19
* Merge changes from topic "db/unsigned_long" into integrationSandrine Bailleux2019-09-183-4/+4
|\
| * Unsigned long should not be used as per coding guidelinesDeepika Bhavnani2019-09-133-4/+4
* | Refactor ARMv8.3 Pointer Authentication support codeAlexei Fedorov2019-09-133-34/+21
|/
* AArch64: Disable Secure Cycle CounterAlexei Fedorov2019-08-211-1/+9
* Switch AARCH32/AARCH64 to __aarch64__Julius Werner2019-08-012-13/+13
* Refactor SPSR initialisation codeJohn Tsichritzis2019-07-242-26/+12
* Add support for Branch Target IdentificationAlexei Fedorov2019-05-241-4/+0
* BL1: Fix type consistencyAmbroise Vincent2019-04-011-5/+5
* Remove several warnings reported with W=2Ambroise Vincent2019-04-011-3/+0
* bl1-smc-handler: Ensure the lower-order 16 bits of SPSR are programmedBryan O'Donoghue2019-03-131-1/+1