summaryrefslogtreecommitdiff
path: root/baseboard/intelrvp/chg_usb_pd_mecc_1_0.c
diff options
context:
space:
mode:
Diffstat (limited to 'baseboard/intelrvp/chg_usb_pd_mecc_1_0.c')
-rw-r--r--baseboard/intelrvp/chg_usb_pd_mecc_1_0.c12
1 files changed, 6 insertions, 6 deletions
diff --git a/baseboard/intelrvp/chg_usb_pd_mecc_1_0.c b/baseboard/intelrvp/chg_usb_pd_mecc_1_0.c
index 38bd3cef9e..cbc61e8402 100644
--- a/baseboard/intelrvp/chg_usb_pd_mecc_1_0.c
+++ b/baseboard/intelrvp/chg_usb_pd_mecc_1_0.c
@@ -1,4 +1,4 @@
-/* Copyright 2020 The Chromium OS Authors. All rights reserved.
+/* Copyright 2020 The ChromiumOS Authors
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
@@ -19,8 +19,8 @@
#include "intelrvp.h"
#endif /* CONFIG_ZEPHYR */
-#define CPRINTF(format, args...) cprintf(CC_USBPD, format, ## args)
-#define CPRINTS(format, args...) cprints(CC_USBPD, format, ## args)
+#define CPRINTF(format, args...) cprintf(CC_USBPD, format, ##args)
+#define CPRINTS(format, args...) cprints(CC_USBPD, format, ##args)
/* Reset PD MCU */
void board_reset_pd_mcu(void)
@@ -97,7 +97,7 @@ void ppc_interrupt(enum gpio_signal signal)
for (i = 0; i < CONFIG_USB_PD_PORT_MAX_COUNT; i++) {
if (tcpc_aic_gpios[i].ppc_intr_handler &&
- signal == tcpc_aic_gpios[i].ppc_alert) {
+ signal == tcpc_aic_gpios[i].ppc_alert) {
tcpc_aic_gpios[i].ppc_intr_handler(i);
break;
}
@@ -107,6 +107,6 @@ void ppc_interrupt(enum gpio_signal signal)
void board_charging_enable(int port, int enable)
{
if (ppc_vbus_sink_enable(port, enable))
- CPRINTS("C%d: sink path %s failed",
- port, enable ? "en" : "dis");
+ CPRINTS("C%d: sink path %s failed", port,
+ enable ? "en" : "dis");
}