summaryrefslogtreecommitdiff
path: root/chip/stm32/debug_printf.c
diff options
context:
space:
mode:
Diffstat (limited to 'chip/stm32/debug_printf.c')
-rw-r--r--chip/stm32/debug_printf.c8
1 files changed, 3 insertions, 5 deletions
diff --git a/chip/stm32/debug_printf.c b/chip/stm32/debug_printf.c
index c4e151692c..3713d28d26 100644
--- a/chip/stm32/debug_printf.c
+++ b/chip/stm32/debug_printf.c
@@ -1,4 +1,4 @@
-/* Copyright 2015 The Chromium OS Authors. All rights reserved.
+/* Copyright 2015 The ChromiumOS Authors
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
@@ -27,8 +27,6 @@ static int debug_txchar(void *context, int c)
return 0;
}
-
-
void debug_printf(const char *format, ...)
{
va_list args;
@@ -102,8 +100,8 @@ void uart_init(void)
STM32_USART_BRR(UARTN_BASE) =
DIV_ROUND_NEAREST(CPU_CLOCK, CONFIG_UART_BAUD_RATE);
/* UART enabled, 8 Data bits, oversampling x16, no parity */
- STM32_USART_CR1(UARTN_BASE) =
- STM32_USART_CR1_UE | STM32_USART_CR1_TE | STM32_USART_CR1_RE;
+ STM32_USART_CR1(UARTN_BASE) = STM32_USART_CR1_UE | STM32_USART_CR1_TE |
+ STM32_USART_CR1_RE;
/* 1 stop bit, no fancy stuff */
STM32_USART_CR2(UARTN_BASE) = 0x0000;
/* DMA disabled, special modes disabled, error interrupt disabled */