summaryrefslogtreecommitdiff
path: root/zephyr/projects/corsola/gpio_kingler.dts
diff options
context:
space:
mode:
Diffstat (limited to 'zephyr/projects/corsola/gpio_kingler.dts')
-rw-r--r--zephyr/projects/corsola/gpio_kingler.dts61
1 files changed, 33 insertions, 28 deletions
diff --git a/zephyr/projects/corsola/gpio_kingler.dts b/zephyr/projects/corsola/gpio_kingler.dts
index 0199f985fa..d3a4c1be90 100644
--- a/zephyr/projects/corsola/gpio_kingler.dts
+++ b/zephyr/projects/corsola/gpio_kingler.dts
@@ -1,10 +1,11 @@
-/* Copyright 2021 The Chromium OS Authors. All rights reserved.
+/* Copyright 2021 The ChromiumOS Authors
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/ {
aliases {
+ gpio-cbi-wp = &gpio_ec_cbi_wp;
gpio-wp = &gpio_ec_wp_l;
gpio-kbd-kso2 = &gpio_ec_kso_02_inv;
};
@@ -12,34 +13,36 @@
named-gpios {
compatible = "named-gpios";
+ /*
+ * In npcx9 series, gpio46, gpio47, and the whole gpio5 port
+ * belong to VHIF power well. On kingler, it is connencted to
+ * 1.8V.
+ */
base_imu_int_l: base_imu_int_l {
- gpios = <&gpio5 6 (GPIO_INPUT | GPIO_VOLTAGE_1P8)>;
+ gpios = <&gpio5 6 GPIO_INPUT>;
};
spi_ap_clk_ec {
- gpios = <&gpio5 5 (GPIO_INPUT | GPIO_VOLTAGE_1P8)>;
+ gpios = <&gpio5 5 GPIO_INPUT>;
};
spi_ap_cs_ec_l {
- gpios = <&gpio5 3 (GPIO_INPUT | GPIO_VOLTAGE_1P8)>;
+ gpios = <&gpio5 3 GPIO_INPUT>;
};
spi_ap_do_ec_di {
- gpios = <&gpio4 6 (GPIO_INPUT | GPIO_VOLTAGE_1P8)>;
+ gpios = <&gpio4 6 GPIO_INPUT>;
};
spi_ap_di_ec_do {
- gpios = <&gpio4 7 (GPIO_INPUT | GPIO_VOLTAGE_1P8)>;
+ gpios = <&gpio4 7 GPIO_INPUT>;
};
ap_ec_warm_rst_req: ap_ec_warm_rst_req {
- gpios = <&gpio5 1 (GPIO_INPUT | GPIO_VOLTAGE_1P8 |
- GPIO_ACTIVE_HIGH)>;
+ gpios = <&gpio5 1 (GPIO_INPUT | GPIO_ACTIVE_HIGH)>;
enum-name = "GPIO_AP_EC_WARM_RST_REQ";
};
ap_ec_wdtrst_l: ap_ec_wdtrst_l {
- gpios = <&gpio5 2 (GPIO_INPUT | GPIO_VOLTAGE_1P8 |
- GPIO_ACTIVE_LOW)>;
+ gpios = <&gpio5 2 (GPIO_INPUT | GPIO_ACTIVE_LOW)>;
enum-name = "GPIO_AP_EC_WDTRST_L";
};
ap_in_sleep_l: ap_in_sleep_l {
- gpios = <&gpio5 4 (GPIO_INPUT | GPIO_VOLTAGE_1P8 |
- GPIO_ACTIVE_LOW)>;
+ gpios = <&gpio5 4 (GPIO_INPUT | GPIO_ACTIVE_LOW)>;
enum-name = "GPIO_AP_IN_SLEEP_L";
};
gpio_en_ulp: en_ulp {
@@ -85,8 +88,12 @@
ec_pen_chg_dis_odl {
gpios = <&gpioe 4 GPIO_INPUT>;
};
+ gpio_ec_cbi_wp: ec_cbi_wp {
+ gpios = <&gpio8 0 GPIO_OUTPUT_LOW>;
+ };
gpio_ec_wp_l: ec_wp_odl {
- gpios = <&gpioe 3 (GPIO_INPUT | GPIO_ACTIVE_LOW)>;
+ gpios = <&gpioe 3 (GPIO_INPUT | GPIO_ACTIVE_LOW |
+ GPIO_VOLTAGE_1P8)>;
};
lid_accel_int_l {
gpios = <&gpiob 3 (GPIO_INPUT | GPIO_VOLTAGE_1P8)>;
@@ -108,7 +115,6 @@
};
ec_entering_rw {
gpios = <&gpio0 3 GPIO_OUTPUT_LOW>;
- enum-name = "GPIO_ENTERING_RW";
};
charger_prochot_odl {
gpios = <&gpiob 1 GPIO_INPUT>;
@@ -138,13 +144,17 @@
gpio_x_ec_gpio2: x_ec_gpio2 {
gpios = <&gpiod 4 GPIO_INPUT>;
};
+ /*
+ * In npcx9 series, gpio93-97, the whole gpioa port, and gpiob0
+ * belong to VSPI power rail. On kingler, it is connencted to
+ * 1.8V.
+ */
ap_sysrst_odl_r: ap_sysrst_odl_r {
- gpios = <&gpioa 1 (GPIO_INPUT | GPIO_VOLTAGE_1P8 |
- GPIO_ACTIVE_LOW)>;
+ gpios = <&gpioa 1 (GPIO_INPUT | GPIO_ACTIVE_LOW)>;
enum-name = "GPIO_AP_EC_SYSRST_ODL";
};
gpio_ap_xhci_init_done: ap_xhci_init_done {
- gpios = <&gpioa 3 (GPIO_INPUT | GPIO_VOLTAGE_1P8)>;
+ gpios = <&gpioa 3 GPIO_INPUT>;
};
gpio_usb_c0_ppc_int_odl: usb_c0_ppc_int_odl {
gpios = <&gpio6 7 GPIO_INPUT>;
@@ -172,9 +182,8 @@
gpio_usb_c0_tcpc_rst: usb_c0_tcpc_rst {
gpios = <&gpioc 0 GPIO_OUTPUT_LOW>;
};
- en_pp5000_usb_a0_vbus: en_pp5000_usb_a0_vbus_x {
+ en_pp5000_usb_a0_vbus: en_pp5000_usb_a0_vbus {
gpios = <&gpio6 0 GPIO_OUTPUT_LOW>;
- enum-name = "GPIO_EN_PP5000_USB_A0_VBUS";
};
gpio_hdmi_prsnt_odl: hdmi_prsnt_odl {
gpios = <&gpio3 7 GPIO_INPUT>;
@@ -193,7 +202,7 @@
gpios = <&gpioc 7 GPIO_INPUT>;
};
ec_ap_dp_hpd_odl: ec_ap_dp_hpd_odl {
- gpios = <&gpio6 1 (GPIO_ODR_HIGH | GPIO_VOLTAGE_1P8)>;
+ gpios = <&gpio6 1 GPIO_ODR_HIGH>;
};
ec_pmic_en_odl {
gpios = <&gpio7 4 (GPIO_ODR_HIGH | GPIO_VOLTAGE_1P8)>;
@@ -211,6 +220,10 @@
gpios = <&gpioe 5 GPIO_INPUT>;
enum-name = "GPIO_CCD_MODE_ODL";
};
+ /* unimplemented GPIOs */
+ entering-rw {
+ enum-name = "GPIO_ENTERING_RW";
+ };
};
/*
@@ -233,12 +246,4 @@
&int_lid_open
>;
};
-
- def-lvol-io-list {
- compatible = "nuvoton,npcx-lvolctrl-def";
- lvol-io-pads = <
- &lvol_ioe3 /* GPIOE3 GPIO_EC_WP_L */
- &lvol_io40 /* GPIO40 GPIO_EC_BL_EN_OD */
- >;
- };
};