summaryrefslogtreecommitdiff
path: root/spi.c
diff options
context:
space:
mode:
authorhailfinger <hailfinger@2b7e53f0-3cfb-0310-b3e9-8179ed1497e1>2011-02-15 22:44:27 +0000
committerhailfinger <hailfinger@2b7e53f0-3cfb-0310-b3e9-8179ed1497e1>2011-02-15 22:44:27 +0000
commite1cd2ae9d2a4b7f9800fc2030a08b9bc5f3aa78f (patch)
tree0a7cc883e6a343e3e8f4a4652e39913862829f75 /spi.c
parentd230770663e439e01792e6617340d235575b9699 (diff)
downloadflashrom-e1cd2ae9d2a4b7f9800fc2030a08b9bc5f3aa78f.tar.gz
Support 64-bit MEM BARs wherever possible.
Add more sanity checks for BARs and abort if resources are unreachable. Undecoded resources are reported, but flashrom will proceed anyway just in case the BIOS screwed up the configuration. (The empty CardBus handler is intentional, according to the spec no BARs in PCI config space are used by CardBus.) Found while working on a driver for the Angelbird PCIe-based SSD which has 64-bit capable MEM BARs. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Stefan Reinauer <stefan.reinauer@coreboot.org> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@1261 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'spi.c')
0 files changed, 0 insertions, 0 deletions