summaryrefslogtreecommitdiff
path: root/spi.c
Commit message (Expand)AuthorAgeFilesLines
* Rename programmer registration functionshailfinger2014-07-191-19/+19
* Add 'const' keyword to chip write and other function prototypes.stefanct2014-05-091-6/+3
* Add a bunch of new/tested stuff and various small changes 14.stefanct2012-09-211-0/+1
* Make struct flashchip a field in struct flashctx instead of a complete copy.hailfinger2012-08-251-3/+3
* Let the programmer driver decide how to do AAI transfershailfinger2012-06-151-1/+7
* Have all programmer init functions register bus masters/programmershailfinger2011-12-201-50/+25
* Add struct flashctx * parameter to all functions accessing flash chips.hailfinger2011-12-181-17/+25
* Use struct flashctx instead of struct flashchip for flash chip accesshailfinger2011-12-141-4/+4
* Unsignify lengths and addresses in chip functions and structsstefanct2011-11-231-7/+7
* Revert "Unsignify lengths and addresses in chip functions and structs"stefanct2011-09-181-6/+6
* Unsignify lengths and addresses in chip functions and structsstefanct2011-09-181-6/+6
* Rename CHIP_BUSTYPE_FOO to BUS_FOO.hailfinger2011-07-271-1/+1
* add a bunch of new/tested stuff and various small changes 6stefanct2011-07-261-1/+1
* kill central list of SPI programmersmkarcher2011-05-111-178/+26
* Factor out SPI write/read chunking wrappers.mkarcher2011-05-111-23/+79
* Fix and improve libpayload platform supportoxygene2011-03-081-0/+1
* Various IT85* cleanups and fixes.hailfinger2011-03-081-2/+2
* Update the ITE IT8500 EC support to match the current state of thehailfinger2011-02-281-0/+7
* Add support for the Open Graphics Project development card, OGD1, as ahailfinger2010-12-031-0/+9
* Add chunked write ability to the Dediprog SF100 driver.hailfinger2010-11-231-1/+1
* Switch all flash chips to partial write.hailfinger2010-10-131-17/+3
* flashrom had an implicit erase-on-write for most flash chip andhailfinger2010-10-081-6/+0
* Honor ICH SPI address window for reads.hailfinger2010-09-151-1/+22
* Add Intel Gigabit NIC SPI flashing support.uwe2010-09-031-0/+9
* Add detailed status register printing and unlocking for all ATMEL AT25*hailfinger2010-07-291-2/+0
* Add Nvidia nForce MCP61/MCP65/MCP67/MCP78S/MCP73/MCP79 SPI flashinghailfinger2010-07-281-0/+7
* Split off programmer.h from flash.h.hailfinger2010-07-271-0/+1
* Add support for RayeR SPIPGM hardware as described inhailfinger2010-07-211-0/+9
* We have a generic unlocking infrastructure. Use it for SPI chips.hailfinger2010-07-141-1/+0
* Use the max_rom_decode infrastructure for wbsio_spi instead ofhailfinger2010-07-141-1/+1
* Convert SPI chips to partial write, but wrap the write functions in ahailfinger2010-07-141-5/+29
* Kill global variables, constants and functions if local scope suffices.hailfinger2010-07-031-1/+0
* Add SPI chip read support to the dummy flasher. This allows using thehailfinger2010-06-201-1/+1
* Fix message printing for SPI RES on spew level.hailfinger2010-06-201-6/+10
* So far, we have up to 4 different names for the same thing (ignoringhailfinger2010-05-311-6/+6
* Remove unneeded #include statements completely.hailfinger2010-05-301-1/+0
* ICH SPI can enforce address restrictions for all accesses which take anhailfinger2010-05-281-2/+16
* Handle the following architectures in generic flashrom code:hailfinger2010-05-261-0/+2
* convert programmer print messages to msg_p*snelson2010-05-071-4/+4
* Multibyte SPI write for the Bus Pirate.hailfinger2010-03-221-1/+1
* Split spi.c into programmer and chip codesnelson2010-02-261-935/+1
* SPI RES is the most unreliable way to identify chips because it onlyhailfinger2010-02-121-4/+17
* Add write support.hailfinger2010-01-221-0/+3
* Dediprog SF100 support.hailfinger2010-01-191-0/+9
* Convert chips to block_erasers:snelson2010-01-191-0/+42
* Don't use "byte" as identifier.mkarcher2010-01-121-2/+2
* Add a few FIXME comments to the generic SPI code.hailfinger2009-12-221-0/+2
* Internal (onboard) programming was the only feature which could not behailfinger2009-12-131-0/+6
* Add the ability to set Bus Pirate SPI speed via the command line.hailfinger2009-11-241-0/+3
* Add Bus Pirate SPI support to flashrom.hailfinger2009-11-241-0/+9