summaryrefslogtreecommitdiff
path: root/ichspi.c
Commit message (Expand)AuthorAgeFilesLines
* Split off programmer.h from flash.h.hailfinger2010-07-271-0/+1
* Move Intel SPI initialisation to ichspi.cmkarcher2010-07-221-3/+210
* We have a generic unlocking infrastructure. Use it for SPI chips.hailfinger2010-07-141-1/+0
* Convert SPI chips to partial write, but wrap the write functions in ahailfinger2010-07-141-23/+2
* Kill global variables, constants and functions if local scope suffices.hailfinger2010-07-031-12/+14
* ICH SPI can enforce address restrictions for all accesses which take anhailfinger2010-05-281-1/+49
* Handle the following architectures in generic flashrom code:hailfinger2010-05-261-0/+4
* Every SPI programmer driver had its own completely different chip writehailfinger2010-05-211-36/+10
* convert programmer print messages to msg_p*snelson2010-05-071-44/+35
* Polish the flashrom code comments and outputs a bit.uwe2010-03-251-1/+1
* Split spi.c into programmer and chip codesnelson2010-02-261-0/+1
* This megapatch rewrites substantial parts of ICH SPI to actually do whathailfinger2010-02-111-53/+147
* Programmer debug messages during programmer init/shutdown are usefulhailfinger2010-01-071-1/+12
* Kill hardcoded block erase on ICH SPI.hailfinger2009-11-251-11/+7
* Since we don't have any debug level printing infrastructure yet, Ihailfinger2009-10-221-4/+1
* The current ICH SPI preop handling is a hack which spews lots ofhailfinger2009-09-181-14/+21
* Standardize on using __func__ instead of __FUNCTION__.uwe2009-09-021-4/+4
* Remove unnecessary #include files.hailfinger2009-08-091-1/+0
* Replace most of the switch cases in the spi code with lookup on a structhailfinger2009-07-221-0/+20
* Use a distinct return code for SPI commands with unsupported/invalidhailfinger2009-07-141-3/+10
* Add SPI multicommand infrastructure.hailfinger2009-07-101-1/+1
* Check result of all SPI erase functions.hailfinger2009-06-241-1/+1
* Use spi_nbyte_program in ichspi.c.hailfinger2009-06-171-20/+7
* This patch gives us arbitrary range reads at byte boundaries for everyhailfinger2009-06-161-2/+2
* Every SPI host controller implemented its own way to read flash chips.hailfinger2009-06-131-45/+2
* Add external programmer delay functions so external programmers canhailfinger2009-06-051-2/+2
* Add bus type annotation to struct flashchips. Right now, the annotationhailfinger2009-05-311-14/+14
* Use REMS instead of RES in the ICH SPI default opcode table.hailfinger2009-05-261-1/+1
* Use accessor functions for MMIO. Some MMIO accesses used volatile,hailfinger2009-05-171-9/+5
* Eliminate all 'inline's from the flashrom code. They serve prettyuwe2009-05-161-6/+6
* Drop unused/duplicated #includes and some dead code (trivial).uwe2009-05-161-3/+0
* There are various reasons why a SPI command can fail. Among others, Ihailfinger2009-05-131-1/+1
* Trim default ICH SPI delay from 1000 to 10 microseconds. Since manyhailfinger2009-05-091-4/+4
* Chips like the SST SST25VF080B can only handle single byte writeshailfinger2009-05-091-1/+1
* Original v2 revision: 4117uwe2009-04-151-7/+5
* Original v2 revision: 3918stuge2009-01-261-1/+0
* Original v2 revision: 3862stuge2009-01-151-0/+1
* Original v2 revision: 3814stuge2008-12-151-27/+30
* Original v2 revision: 3805stepan2008-12-081-0/+134
* Original v2 revision: 3758hailfinger2008-11-181-9/+5
* Original v2 revision: 3722hailfinger2008-11-031-16/+5
* Original v2 revision: 3721stepan2008-11-021-15/+45
* Original v2 revision: 3669uwe2008-10-181-12/+12
* Original v2 revision: 3417stuge2008-07-071-3/+3
* Original v2 revision: 3401stepan2008-06-301-53/+54
* Original v2 revision: 3398ruik2008-06-301-26/+44
* Original v2 revision: 3397hailfinger2008-06-291-1/+2
* Original v2 revision: 3395stuge2008-06-291-1/+1
* Original v2 revision: 3393stepan2008-06-271-41/+211
* Original v2 revision: 3392stepan2008-06-271-48/+40
View Lorry Controller Status