summaryrefslogtreecommitdiff
path: root/FreeRTOS/Demo/CORTEX_MPU_M23_Nuvoton_NuMaker_PFM_M2351_IAR_GCC/Projects_NTZ/Keil/FreeRTOSDemo.sct
diff options
context:
space:
mode:
Diffstat (limited to 'FreeRTOS/Demo/CORTEX_MPU_M23_Nuvoton_NuMaker_PFM_M2351_IAR_GCC/Projects_NTZ/Keil/FreeRTOSDemo.sct')
-rw-r--r--FreeRTOS/Demo/CORTEX_MPU_M23_Nuvoton_NuMaker_PFM_M2351_IAR_GCC/Projects_NTZ/Keil/FreeRTOSDemo.sct70
1 files changed, 70 insertions, 0 deletions
diff --git a/FreeRTOS/Demo/CORTEX_MPU_M23_Nuvoton_NuMaker_PFM_M2351_IAR_GCC/Projects_NTZ/Keil/FreeRTOSDemo.sct b/FreeRTOS/Demo/CORTEX_MPU_M23_Nuvoton_NuMaker_PFM_M2351_IAR_GCC/Projects_NTZ/Keil/FreeRTOSDemo.sct
new file mode 100644
index 000000000..ba6201290
--- /dev/null
+++ b/FreeRTOS/Demo/CORTEX_MPU_M23_Nuvoton_NuMaker_PFM_M2351_IAR_GCC/Projects_NTZ/Keil/FreeRTOSDemo.sct
@@ -0,0 +1,70 @@
+; NOTE: ARMv8-M MPU requires that each region must start on a 32 byte aligned
+; address and the size of a region must be a multiple of 32 bytes.
+;
+; Flash Layout
+;
+; ---------------------
+; | Privileged Code |
+; ---------------------
+; | System Calls |
+; ---------------------
+; | Unprivileged Code |
+; ---------------------
+;
+; RAM Layout
+;
+; ---------------------
+; | Privileged Data |
+; ---------------------
+; | Unprivileged Data |
+; ---------------------
+
+LR_APP 0x00000000 ; load region
+{
+ ER_IROM_PRIVILEGED +0 ALIGN 32
+ {
+ *.o(RESET, +First)
+ *(InRoot$$Sections) ; All sections that must be in a root region
+ *(privileged_functions)
+ }
+
+ ER_IROM_PRIVILEGED_ALIGN +0 ALIGN 32 EMPTY 0x0
+ {
+ }
+
+ ER_IROM_FREERTOS_SYSTEM_CALLS +0 ALIGN 32
+ {
+ *(freertos_system_calls)
+ }
+
+ ER_IROM_FREERTOS_SYSTEM_CALLS_ALIGN +0 ALIGN 32 EMPTY 0x0
+ {
+ }
+
+ ER_IROM_UNPRIVILEGED +0 ALIGN 32
+ {
+ *(+RO)
+ }
+
+ ER_IROM_UNPRIVILEGED_ALIGN +0 ALIGN 32 EMPTY 0x0
+ {
+ }
+
+ ER_IRAM_PRIVILEGED 0x20000000 ALIGN 32
+ {
+ *(privileged_data)
+ }
+
+ ER_IRAM_PRIVILEGED_ALIGN +0 ALIGN 32 EMPTY 0x0
+ {
+ }
+
+ ER_IRAM_UNPRIVILEGED +0 ALIGN 32
+ {
+ *(+RW, +ZI)
+ }
+
+ ER_IRAM_UNPRIVILEGED_ALIGN +0 ALIGN 32 EMPTY 0x0
+ {
+ }
+}