summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/m32r/and3.cgs
diff options
context:
space:
mode:
Diffstat (limited to 'sim/testsuite/sim/m32r/and3.cgs')
-rw-r--r--sim/testsuite/sim/m32r/and3.cgs17
1 files changed, 0 insertions, 17 deletions
diff --git a/sim/testsuite/sim/m32r/and3.cgs b/sim/testsuite/sim/m32r/and3.cgs
deleted file mode 100644
index 395de3028e9..00000000000
--- a/sim/testsuite/sim/m32r/and3.cgs
+++ /dev/null
@@ -1,17 +0,0 @@
-# m32r testcase for and3 $dr,$sr,#$uimm16
-# mach(): m32r m32rx
-
- .include "testutils.inc"
-
- start
-
- .global and3
-and3:
- mvi_h_gr r4, 0
- mvi_h_gr r5, 6
-
- and3 r4, r5, #3
-
- test_h_gr r4, 2
-
- pass