index
:
delta/nasm.git
avx512
baserock/morph
branch-0_98-j
branch-0_98-j5
branch-0_98_24-gasalign
branch-0_98bf
branch-0_98e
buildfix-2.03rc4
ctype
defid
elf
elf16
elfmerge
evalmacro
evalstr
extnames
indirect
insns
insns-flags
latex
loops
macho64
machofix
machomerge
master
mempool
mkwarnings
nasm-0.98.x
nasm-2.03.x
nasm-2.05.xx
nasm-2.07.xx
nasm-2.08.xx
nasm-2.09.xx
nasm-2.10.xx
nasm-2.11.xx
nasm-2.12.xx
nasm-2.13.xx
nasm-2.14.xx
nasm-2.15.xx
nasm-2.15.xx-pre
new-preproc
newaddr
note
nsis
nsis2
owc
path
phi
pp-inline
pragma
preproc-paste-fix
preproc-rewrite
reldef
signrel
sse5
repo.or.cz: nasm.git
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
x86
/
insns.dat
Commit message (
Expand
)
Author
Age
Files
Lines
*
insns.dat: Add Intel Control-Flow Enforcement Technology (CET) instructions
Henrik Gramner
2020-06-27
1
-0
/
+16
*
BR 3392681: handle a64 instruction patters correctly
H. Peter Anvin (Intel)
2020-06-22
1
-3
/
+3
*
avx512: remove bogus imm8 for specific VCMP and VPCMP operations
H. Peter Anvin (Intel)
2020-06-05
1
-584
/
+584
*
avx512: implement shorthand forms of VCMP and VPCMP opcodes
H. Peter Anvin (Intel)
2020-06-05
1
-25
/
+585
*
BR 3392676: fix cmpxchg8b/16b with explicit size
H. Peter Anvin (Intel)
2020-06-04
1
-2
/
+2
*
BR 3392674: fix handling of {ud1,ud2b} <reg>,<reg>
H. Peter Anvin
2020-06-01
1
-6
/
+6
*
insns.dat: Fix the opcodes for the AVX512-VBMI2 instructions
Henrik Gramner
2020-04-22
1
-18
/
+18
*
LEA: allow immediate syntax; ignore operand size entirely
H. Peter Anvin (Intel)
2019-08-14
1
-3
/
+6
*
obsolete handing: handle a few more subcases in a useful way
H. Peter Anvin (Intel)
2019-08-09
1
-1
/
+1
*
Add implicitly sized versions of the K instructions
H. Peter Anvin (Intel)
2019-08-09
1
-2
/
+72
*
insns.dat: Fix MOVDDUP instruction
Chang S. Bae
2019-06-02
1
-1
/
+1
*
Merge tag 'nasm-2.14.01'
H. Peter Anvin
2018-12-22
1
-0
/
+3
|
\
|
*
insns.dat: accept explicit ax/eax/rax operand to CLZERO
H. Peter Anvin
2018-12-22
1
-0
/
+3
*
|
Don't convert the various RESx instructions to RESB
H. Peter Anvin
2018-12-18
1
-7
/
+7
|
/
*
insns.dat: add Intel Software Guard Extensions (SGX) instructions
H. Peter Anvin (Intel)
2018-06-25
1
-0
/
+5
*
insns.dat: V4F(N)MADDSS are .lig not .512
H. Peter Anvin (Intel)
2018-06-25
1
-2
/
+2
*
insns.dat: fix the opcodes for the V4FNM* instructions
H. Peter Anvin
2018-06-25
1
-2
/
+2
*
asm: support the +n syntax for register sets
H. Peter Anvin
2018-06-25
1
-6
/
+6
*
insns.dat: add support for the V4* and VP4* 4-way instructions
nasm-2.14rc8
H. Peter Anvin (Intel)
2018-06-25
1
-0
/
+10
*
insns.dat: add PTWRITE instruction
H. Peter Anvin (Intel)
2018-06-25
1
-0
/
+4
*
insns.dat: update with instructions from ISE 319433-034
H. Peter Anvin
2018-06-16
1
-1
/
+131
*
insns.dat: Update UD0 encoding to fit the specification
Cyrill Gorcunov
2018-02-25
1
-1
/
+4
*
Merge remote-tracking branch 'origin/nasm-2.13.xx'
H. Peter Anvin
2018-02-20
1
-1
/
+19
|
\
|
*
insns.dat: add aliases of the RET instruction with explicit operand size
H. Peter Anvin
2018-02-14
1
-1
/
+19
|
*
Revert "insns.dat: Add VAESENC, VAESENCLAST instructions"
Cyrill Gorcunov
2018-02-05
1
-24
/
+0
|
*
insns.dat: Add VAESENC, VAESENCLAST instructions
Tomasz Kantecki
2018-02-05
1
-0
/
+24
|
*
insns.dat: Add VPCLMULQDQ instruictions
Tomasz Kantecki
2018-01-08
1
-0
/
+27
|
*
insns.dat: Move VAES instructions to AES group
Cyrill Gorcunov
2018-01-08
1
-24
/
+25
|
*
insns.dat: Add VAESENC, VAESENCLAST instructions
Tomasz Kantecki
2018-01-08
1
-0
/
+24
*
|
insns.dat: Add VPCLMULQDQ instruictions
Tomasz Kantecki
2017-12-29
1
-0
/
+27
*
|
insns.dat: Move VAES instructions to AES group
Cyrill Gorcunov
2017-12-29
1
-24
/
+25
*
|
insns.dat: Add VAESENC, VAESENCLAST instructions
Tomasz Kantecki
2017-12-29
1
-0
/
+24
*
|
Merge remote-tracking branch 'origin/nasm-2.13.xx'
H. Peter Anvin
2017-11-01
1
-4
/
+6
|
\
\
|
|
/
|
*
BR 3392362: generate RMI versions of PEXTRW when possible
H. Peter Anvin
2017-09-27
1
-4
/
+6
*
|
insns.dat: change the title of the pseudo-ops section
H. Peter Anvin
2017-05-01
1
-1
/
+1
*
|
Don't sort opcodes; move all pseudo-ops to the beginning
H. Peter Anvin
2017-05-01
1
-1
/
+3
|
/
*
doc: clean up the instruction list in the documentation slightly
H. Peter Anvin
2017-04-07
1
-16
/
+20
*
BR 3392396: fix EVEX compressed displacements
H. Peter Anvin
2017-04-06
1
-6
/
+6
*
Rename insns-iflags.pl -> insns-iflags.ph, add missing dependency
H. Peter Anvin
2017-04-03
1
-1
/
+1
*
BR 3392370: {z} decorator allowed on MOVDQ* memory operands
H. Peter Anvin
2017-03-31
1
-36
/
+18
*
insns.dat: use the officially documented UD0 and UD1 forms
H. Peter Anvin
2017-02-23
1
-4
/
+10
*
insns.dat: Fix SHA256RNDS2 optional xmm0 argument
Cyrill Gorcunov
2017-01-08
1
-0
/
+1
*
Merge remote-tracking branch 'origin/nasm-2.12.xx'
H. Peter Anvin
2016-11-15
1
-0
/
+5
*
x86/insns.dat -- Fix typo in VMOVDQA instruction
Cyrill Gorcunov
2016-10-23
1
-1
/
+1
*
Merge remote-tracking branch 'origin/nasm-2.12.xx'
H. Peter Anvin
2016-10-04
1
-18
/
+20
*
insns.dat: Enable contracted forms for additional instructions
Henrik Gramner
2016-08-18
1
-516
/
+516
*
insns.dat: Fix EVEX vpbroadcast(b|w), vpextr(b|w), and vpinsr(b|w)
Henrik Gramner
2016-08-18
1
-19
/
+19
*
Reorganize the source code into subdirectories
H. Peter Anvin
2016-05-25
1
-0
/
+5317