Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | [PowerPC] Use INC_GPR/INC_VR marcos and define HAVE_NATIVE_poly1305_blocks ↵ | Maamoun TK | 2022-11-08 | 1 | -0/+12 |
| | | | | in fat build | ||||
* | ppc: New configure test for ELFV2_ABI | Niels Möller | 2022-01-04 | 1 | -2/+2 |
| | |||||
* | [PowerPC64] Use 32-bit offset to load data | mamonet | 2020-12-18 | 1 | -1/+2 |
| | |||||
* | "PowerPC64" Use same register convention in VSR macro | Maamoun TK | 2020-09-23 | 1 | -4/+3 |
| | |||||
* | "PowerPC64" Use explicit register names | Maamoun TK | 2020-09-23 | 1 | -4/+7 |
| | | | | | This patch is built upon ppc-m4-macrology.patch. Using explicit register names is working as expected now. | ||||
* | ppc: Add configure test and macros to replace register names. | Niels Möller | 2020-09-21 | 1 | -0/+14 |
| | | | | | | | | | | | | | * aclocal.m4 (GMP_ASM_POWERPC_R_REGISTERS): New configure test, adapted from corresponding test in GMP's acinlude.m4. * configure.ac (ASM_PPC_WANT_R_REGISTERS): New substituted variable. Set using GMP_ASM_POWERPC_R_REGISTERS, when powerpc64 assembly code is enabled. * config.m4.in: Substituted here. * powerpc64/machine.m4: Check ASM_PPC_WANT_R_REGISTERS, and if needed, replace register names like r0, r1, ... with integers. * Makefile.in (%.asm): Include m4-utils.m4 for preprocessing of .asm files, and include config.m4 before machine.m4. | ||||
* | Use default m4 quote character in asm files, part 5default-m4-quote-char | Niels Möller | 2020-09-14 | 1 | -17/+17 |
| | | | | Update powerpc64 files. | ||||
* | "PowerPC64" AES improve syntax | Maamoun TK | 2020-09-04 | 1 | -0/+4 |
| | | | | | | | | | | This patch adds "VSR" macro to improve the syntax of assembly code, I will create a separate patch for gcm-hash since it hasn't merged yet to the master. I also removed the TODO from README because I tried to use "lxv/stxv" in POWER9 instead of "lxvd2x/stxvd2x" but gcc produced "lxvd2x/stxvd2x" in the binary. I'm not sure if it's variant issue of gcc but this will be problematic since "lxvd2x/stxvd2x" need permuting in little-endian mode while "lxv/stxv" is endianness aware. | ||||
* | "PowerPC64" Add machine.m4 | Maamoun TK | 2020-08-26 | 1 | -0/+32 |